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1Flux–Charge Memristor Model for Phase Change
Memory
Jacopo Secco, Member, IEEE, Fernando Corinto, Senior Member, IEEE, and Abu Sebastian Senior Member, IEEE
Abstract—Phase-Change Memory (PCM) is one of the most
promising non-volatile memory technologies and is finding ap-
plications in areas such as storage-class memory and emerging
non-von Neumann computing systems. Even though powerful
physics-based models have been developed for these devices, there
is a lack of simple and accurate circuit models to describe these
elements. In this work we exploit memristor theory to obtain a
simple and reliable circuit model based on electrical variables
such as charge and flux. This model is based on experimental
measurements of PCM devices fabricated in the 90 nm technology
node.
Index Terms—Phase–Change Memory, Memristor, Flux–
Charge Model, non-von Neumann computing
I. INTRODUCTION
PHASE-change memory (PCM) is arguably the most ad-vanced among emerging non-volatile memory technolo-
gies [1]. PCM has emerged as a promising candidate to
bridge the performance gap between the main memory and
storage in computing systems typically referred to as storage-
class memory [2], [3]. More recently PCM has also found
application in non-von Neumann computational paradigms
such as neuromorphic computing and memcomputing [4]–[6].
The phase change memory concept is based on the re-
versible phase change of materials such as Ge2Sb2Te5 (GST)
from the ordered crystalline phase to the disordered amor-
phous phase. The resistance of PCM devices depends on the
amorphous-crystalline phase configuration. The PCM device
exhibits a rich dynamic behavior and is described by an
interconnection of electrical, thermal and structural dynamics.
There is significant on-going research on understanding this
dynamics and physics-based models are being developed [7]–
[9].
In parallel, significant developments were also being made
in the theory of memristive devices. Memristors are two–
terminal nonlinear circuit elements capable of changing and
maintaining the resistive state depending on the “whole his-
tory” of the voltage applied to and/or the current flowing
through the device [10], [11]. The integrals between −∞
and t of the voltage and of the current represent the voltage
momentum (a.k.a flux ϕ) and current momentum (a.k.a. charge
q), respectively [12]. Since a pinched v–i curve is found to
be just the response to a specific input (i.e. a mathematical
description of memristor v–i curves is not a circuit model),
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a comprehensive classification of memristor devices in terms
of flux–charge electrical variable is provided [12]. One such
example of a flux–charge model of TiO2 memristor devices
can be found in [13].
Given the behavioral similarity between PCMs and mem-
ristors, it will be of significant interest to develop a ϕ–
q memristor model for PCMs thus connecting the research
activities in these two hither-to distinct fields. This will also
have significant practical ramifications such as having a simple
and reliable analytical circuit model that can be included
in standard circuit-level simulation tools. It can also benefit
the emerging applications of PCMs in non-von Neumann
computing.
II. PHYSICAL DESCRIPTION OF PHASE CHANGE DEVICES
A schematic illustration of a mushroom-type PCM device
used for the experimental study is shown in Figure 1(a). The
device was fabricated in the 90 nm technology node with
a sub-lithographically defined bottom electrode. The phase
change material is doped GST of approx. 100 nm thickness. In
an as-fabricated device, the phase-change material is typically
in the crystalline phase. To create an amorphous region, a
voltage pulse of sufficiently high amplitude is applied to the
device. The resulting Joule heating melts a substantial portion
of the phase-change material. If the voltage pulse is stopped
abruptly, the molten material quenches into the amorphous
phase due to glass transition. The effective thickness of the
amorphous region is denoted by ua. The amorphous phase
blocks the bottom electrode and the device is in a high
resistance state referred to as the RESET state.
A characteristic DC I–V behavior of the PCM cell in the
RESET state is shown in Figure 1(b). The electrical transport
in amorphous phase change materials has a strong field de-
pendence [14], [15]. However, for the sake of simplicity, we
assume that at low and intermediate fields, the transport is
fairly Ohmic. Hence the electrical resistance is given by
R(ua(t)) =
ρ
pir2E
ua(t) (1)
where ρ = 0.1 Ωm is the low-field resistivity of melt-quenched
amorphous GST and rE = 20nm is the effective radius of
the bottom electrode. However, beyond a certain bias voltage
denoted by Vth, the amorphous phase change material goes
into a low resistance state. This phenomenon is known as
threshold switching, the physical origins of which is being
actively researched to-date [16], [17]. In our devices, for a
ua ≈ 50 nm, Vth is approximately equal to 1.25 V. Note
that this is a purely an electronic phenomenon and the phase
2Fig. 1. (a) Schematic representation of a mushroom-type PCM device. In
the RESET state, the phase change material in the amorphous phase blocks
the bottom electrode and the device is in high resistance state. The effective
thickness of the amorphous region is denoted by ua. Vi denotes the voltage
applied to the device and I denotes the resulting current flowing through
the device. (b) A characteristic I-V behavior is shown. It can be seen that
above the threshold switching voltage (Vth), the device exhibits a much lower
resistance even in the RESET state. The READ and WRITE regions of the
I − V curve are shaded in yellow and blue respectively.
change material is still in the amorphous phase. The resistance
of the device drops to an ON-state resistance value of ≈ 7.5k Ω
which is mostly independent of the thickness of the amorphous
region.
To induce amorphous to crystalline phase transition, voltage
pulses have to be applied to the PCM device such that the
temperature reached within the cell is in the regime where
there is substantial crystal growth at the amorphous-crystalline
interface. To pass sufficiently large current through the device
and thus induce sufficient Joule heating, it is imperative that
the voltage pulses should have an amplitude Vs ≥ Vth. These
type of pulses that induce phase transition are referred to as
write pulses.
When such write pulses are applied, the evolution of ua is
given by
dua(t)
dt
= −
∫ t
t0
vg(τ) dτ, (2)
where vg denotes the crystal growth velocity, [t0, t] corre-
sponds to the time interval in which vi(t) = Vw ≥ Vth is
applied and ua(t0) is the initial amorphous thickness. The
value of vg depends on the temperature at the amorphous-
crystalline interface denoted by T given by
T (ua(t)) = Tamb +Rth(ua(t))
V 2w
Ron
(3)
T (t) depends on the ambient temperature, Tamb as well as
the temperature rise due to Joule heating. The latter in turn
depends on the electrical power that is dissipated and the
effective thermal resistance, Rth which is function of the GST
thickness ua(t). Rth(ua) captures the thermal resistance of all
possible heat pathways and naturally has a strong dependence
on ua. An estimate of Rth(ua) obtained via experimental
means is presented in Figure 2(a) [9]. It shows that the hottest
region within the mushroom-type PCM device is close to the
bottom electrode while the top electrode is substantially cooler.
What is also shown is an approximate analytical description
of Rth(ua) given by
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Fig. 2. Experimentally obtained estimate of (a) the effective thermal
resistance as a function of the amorphous thickness and (b) the temperature
dependence of crystal growth velocity. TM is the melting temperature of the
GST, and from that point on the growth velocity can be considered negligible.
Also shown are analytical approximations.
Rth(ua(t)) ≈ Ar exp
(
−1
2
(
ua(t)− µr
σr
)2)
(4)
where Ar =2.2 K/µW, µr =10.62 nm and σr =32 nm.
In Figure 2(b), an experimentally obtained estimate of the
temperature dependence of crystal growth velocity is shown
[9]. At low temperatures, crystal growth is insignificant while
the maximum occurs at a temperature of approximately 750 k.
It is also not possible to crystallize beyond the melting temper-
ature of TM ≈ 900K. An approximate analytical description
of vg(T ) can be obtained given by,
vg(T (ua(t))) ≈ Ag exp
(
−1
2
(
T (ua(t))− µ
σ
)2)
(5)
where Ag =0.548 nm/ns, µ =752 K, and σ =78 K.
III. MEMRISTOR MODEL FOR PCM DEVICES
In this section accurate memristor models are developed
for PCM devices based on the physical description presented
earlier. It was recently shown that memristor devices can be
grouped into three classes: ideal memristors, generic mem-
ristors and extended memristors [12]. The ideal memristor is
defined by a nonlinear relationship q = f(ϕ) corresponds to
the original definition given by Prof. L. O. Chua [10]. Theorem
1 in [12] provides the necessary and sufficient condition to
describe any memristor devices in term of both (ϕ, q) and
(v, i). In addition, Theorem 2 in [12] specifies the whole class
of ideal memristors (also named memristor siblings).
Under the assumption that Theorem 1 holds, let us consider
a (flux–controlled) extended memristor described by (see [12]
for further details):
q(t) = f(ϕ(t), ua(t)) ⇒ i(t) = G(ϕ(t), ua(t))vi(t)(6)
vg(t) = g(vi(t), ua(t)) ⇒ vg(t) = g(vi(t), ua(t)) (7)
ϕ˙(t) = vi(t) ⇒ ϕ˙(t) = vi(t) (8)
3Fig. 3. Figurative example of an input voltage waveform, related to the
output current and the respective flux ϕ(t) and charge q(t). The case shown
is an example of constant writing voltage (Vw) inputs given to the PCM cell.
From the graphs it is possible to note that ϕ(t) and q(t) are calculated as the
sum of the areas of the input voltages and output currents respectively. From
the last graph it is possible to see that the flux of the reading voltage (Vr) can
be considered negligible with respect to the flux of Vw . On the other hand
the charge of the current the reading phase increases at every input step.
where the left–hand side represents the flux–charge description
and the right hand-side is the description in terms of the
voltage and current. The Ohm’s law is recognizable where the
memconductance G(ϕ(t), ua(t)) depends also on the internal
memristor state variable ua(t) (GST thickness).
To investigate the mapping between the flux, charge and
the interfacial temperature, Equations (2) and (3) were used
to simulate the behavior of the PCM device when excited by
appropriate voltage signals. These signals comprise of two
consecutive square pulses. The first is the writing pulse Vw
which is set to an amplitude ranging from 1.25 V to 2 V,
with a 0.05 V step, and a duration of 10 ns. The second is
a reading pulse Vr which has the scope to not modify the
amorphous GST thickness, so is set to an amplitude of 0.05 V
which is lower than Vt. The duration of Vr is set to 10ns.
The duration of the writing and reading impulses respectively
were chosen in order to consider the increase of the flux (ϕ)
given by Vr negligible with respect to the voltage momentum
increase given by Vw. The ambient temperature is 300 K. The
simulations were conducted to study the various scenarios such
as
(i) vi(t) increasing ramp, i.e. constant increase of the Vw in
ten steps;
(ii) vi(t) decreasing ramp, i.e. constant decrease of the Vw
in ten steps;
(iii) vi(t) triangular waveform, i.e. Vw increases in five steps
and decreases in five steps;
(iv) with ten inputs of constant amplitude with Vw ranging
from 1.25 V to 2 V, with a 0.05 V step.
In Figure 3 is presented a figurative example of an input
voltage waveform and the resulting output current respectively
related to the momentums generated. ϕ(t) and q(t) can be
calculated as the sum of the areas below the curves. From
the same figure it is possible to note how the flux of Vr does
not significantly increases the overall momentum given by Vw.
On the other hand, considering q(t), as expected, the charge
calculated from the output current read in the reading phase
increases at each input step.
In the simulations previously described were computed
the flux (ϕ(t)), the charge (q(t)), the interface temperature
(T (t)) resulting from the application of the writing impulse
(Vw) and the amorphous thickness (ua(t)). The data obtained
was interpolated in order to find the relationships between
ϕ, q and ua. Figure 4 and Figure 5 show the interpolating
surface and the interpolating lines respectively highlighting the
relations amongst the three variables. From the data obtained
it is possible to derive the following relationship between ϕ
and T taking into account TM and the initial temperature
T0 = Rth(ua(t0))V
2
w/Ron + Tamb of the PCM,
T (ϕ)− T0
ξ
= erf
(
k
ξ
ϕ
)
, (9)
where ξ = (TM − T0) and the constant k = 2 · 10−9 K/Vm.
Expression (9) is a direct consequence of the integration of
the Gaussian functions used to approximate Rth(ua(t)) and
vg(t) (i.e. equations (4) and (5)). Through the same equation
it is possible to formulate the relationship between ua(t) and
ϕ in terms of temperature as
ua(ϕ)− ua0
λ
= − erf
(
T (ϕ)
TM
− 1
)
, (10)
where λ = vg(T0)k1 and k1 =1 s/nm. The value vg(T0) is the
crystal growth velocity, and ua0 is the GST thickness at the
time point t0 and the first can be calculated from equation (5).
It turns out that (10) corresponds to the solution of equation
(7) describing the dynamics of the internal memristor variable
and takes into account the GST thickness ua(t). Furthermore
the expression (10) takes also into account from equation
(9) the diffusion phenomena between two bodies of different
temperature (T0 and TM ). Moreover from the same equation
it is possible to note that the interface temperature T0 is to be
considered as hidden variable according to [12].
From what above described, the relationship between ϕ and
q results to be:
q(ϕ) = Q0ϕ exp
(
αTM
(
1− erf−1
(
ua(ϕ)− ua0
λ
)))
.
(11)
where Q0 = kβ exp(−T0α), β =1 · 10−13 KAs/Vm and
α =1 · 10−3.5 K−1. As a proof that equations (10) and (11)
adequately describe the behavior of the PCM cell, a fitting
test has been performed between the data obtained from the
simulation and the analytical results. The test has returned
a reliability factor R2 = 0.944, which denotes an accurate
matching between the simulated behavior and the memristor
model (10)–(11). Equation (11) is valid for ϕ ≥ 0 since
from equation (3) the interface temperature depends on V 2w .
From this consideration the PCM cell can be considered as an
unipolar element. Moreover it is worth noting that the variable
4Fig. 4. Surface interpolating the experimental data in the (ϕ, q, ua)–domain.
The solid black lines highlight the curves that show the actual relationship
built through the interpolation of the data obtained from all the simulations.
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Fig. 5. Interpolating lines derived from the (ϕ, q, ua) surface in Figure 4.
(a) Interpolating lines that show the family of curves describing q(ua(t)) and
(b) ϕ(ua(t)) obtained from the simulations.
ua(ϕ) in the PCM memristor model given in equation (11) is
limited in the range [0, 100 nm] due physical characteristics.
In addition the same equation (11) expresses the charge as
only function of the flux, i.e. the PCM turns out to be an
ideal (sibling) memristor as described at the beginning of this
Section (III).
IV. CONCLUSION
PCM technology is a leading non-volatile memory tech-
nology that could play a key role in future memory and
computing systems. There is a significant understanding of
the dynamics of PCM devices which is governed by an
interconnection of electrical, thermal and structural dynamics.
Even though the PCM devices exhibit significant behavioral
similarity with other memristive devices, there have been no
attempts at developing a flux-charge based memristor model
for PCM devices. In this article, such a ϕ–q model is derived
based on experimentally obtained estimates of the temperature
dependence of crystal growth and the thickness dependence of
temperature distribution within a mushroom–type PCM device.
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